

# Compal Confidential

## PAWGC/D Schematics Document

AMD APU Ontario-FT1 + FCH Hudson-M1 + GPU Roberson XT


2010-11-10

REV:1.0

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Cover Page	
				Size B	Document Number LA6755P/7P
				Date: Tuesday, November 30, 2010	Rev 1.0
				Sheet	1 of 48

1. POWER BOARD
2. Card Reader BOARD

1. POWER BOARD
2. Card reader BOARD
3. 4\*LED+SW(3pin)  
+SW(4pin) BOARD
4. ODD BOARD



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	Block Diagrams	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1
				LA6755P/7P		
				Date:	Tuesday, November 30, 2010	Sheet 2 of 48

Voltage Rails

Power Plane	Description	S1	S3	S5
VIN	Adapter power supply (19V)	N/A	N/A	N/A
B+	AC or battery power rail for power circuit.	N/A	N/A	N/A
+APU_CORE	Core voltage for CPU (0.7-1.2V)	ON	OFF	OFF
+APU_CORE_NB	1.0V switched power rail	ON	OFF	OFF
+1.5V	1.5V power rail for CPU VDDIO and DDRIII	ON	ON	OFF
+0.75VS	0.75VS switched power rail for DDR terminator	ON	OFF	OFF
+1.0VS	1.0V switched power rail for NB VDDC & VGA	ON	OFF	OFF
+1.1VS	1.1VS switched power rail	ON	OFF	OFF
+1.8VS	1.8V switched power rail	ON	OFF	OFF
+3VALW	3.3V always on power rail	ON	ON	ON*
+3V_LAN	3.3V power rail for LAN	ON	ON(WOL)	OFF
+3VS	3.3V switched power rail	ON	OFF	OFF
+5VALW	5V always on power rail	ON	ON	ON*
+5VS	5V switched power rail	ON	OFF	OFF
+VSB	VSB always on power rail	ON	ON	ON*
+RTCVCC	RTC power	ON	ON	ON
+1.1VALW	1.1V always on power rail	ON	ON	ON*

Note : ON\* means that this power plane is ON only with AC power available, otherwise it is OFF.

EC SM Bus1 address			EC SM Bus2 address		
Device	Address	HEX	Device	Address	HEX
Smart Battery	0001-011xb	15H	EMC1412-2 (dGPU)	1111-100xb	F8H
			EMC1403-2(DDR,WLAN)	1001-101xb	9AH
			SB-TSI	1001-100xb	98H

SM Bus Controller 0 (FCH\_SMB1 ~ FCH\_SMB4, SMB\_ALERT#)

Device	Address	HEX
APU SIC/SID (FCH_SMB3)		
H_THERMTRIP# (FCH_ALERT#)		

SM Bus Controller 1 (FCH\_SMB0)

Device	Address	HEX
DDR DIMM1 (FCH_SMB0)	1001-000xb	90
DDR DIMM2 (FCH_SMB0)	1001-001xb	92
WLAN (FCH_SMB0)		

FCH Hudson-M1 USB Port List	
USB1.1	
Port0	NC
Port1	NC
USB2.0	
Port0	Left USB1
Port1	USB Camera
Port2	Left (Combo)
Port3	Left USB2
Port4	Right USB
Port5	BT
Port6	CardReader
Port7	Mini-PCIE
Port8	NC
Port9	NC
Port10	NC
Port11	NC
Port12	NC
Port13	NC





Brazos PCIE Port List		
APU	PCIE0	GPU PCIE x4
	PCIE1	
	PCIE2	
	PCIE3	
FCH	PCIE0	LAN
	PCIE1	WLAN
	PCIE2	NC
	PCIE3	NC

FCH Hudson-M1 SATA Port List	
SATA0	HDD
SATA1	ODD
SATA2	eSATA
SATA3	NC
SATA4	NC
SATA5	NC



BOM Structure

UMA@ : UMA only  
PX@ : DIS muxluss  
          - PX3@ : PX3.0 only  
          - BACO@ : Baco only  
  
GIGA@ : AR8151  
8152@ : AR8152  
CMOS@ : USB camera  
HDMI@ : HDMI function  
nonHDMI@ : w/o HDMI function  
ESATA@: eSATA function  
BT@ : BT function  
ME@ : ME components  
X76@, H1G@, H512@, S1G@, S512@ : VRAM  
45@ : 45 Level  
HWM@ : hardware monitor function  
nonHWM@: w/o hardware monitor function











Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	FT1 CTRL/DP/CRT	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA6755P7P
				Date	Tuesday, November 30, 2010
				Sheet	5 of 48
				Rev	1.0





Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	FT1 DDRIII/UMI/PCIE
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	LA6755P/7P
				Date	Tuesday, November 30, 2010
				Sheet	6 of 48
				Rev	1.0
















CRB 0.1u X1 4,7uX1





DDR3 SO-DIMM B  
Reverse Type


Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
				DDR3 SODIMM-II Socket	
				Size	Rev
				Custom	1.0
				LA6755P/7P	
				Date:	Tuesday, November 30, 2010
				Sheet	9 of 48



## LCD POWER CIRCUIT










## CMOS Camera








Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA6755P/7P	
				Date: Tuesday, November 30, 2010	Rev 1.0
				Sheet 10 of 48	

(5) HDMI_CLKP	R513	1	HDMI@	2	0.0402_5%	HDMI_CLK+ CONN
(5) HDMI_CLKN	R514	1	HDMI@	2	0.0402_5%	HDMI_CLK- CONN
(5) HDMI_TX0P	R515	1	HDMI@	2	0.0402_5%	HDMI_TX0+ CONN
(5) HDMI_TX0N	R516	1	HDMI@	2	0.0402_5%	HDMI_TX0- CONN
(5) HDMI_TX1P	R517	1	HDMI@	2	0.0402_5%	HDMI_TX1+ CONN
(5) HDMI_TX1N	R518	1	HDMI@	2	0.0402_5%	HDMI_TX1- CONN
(5) HDMI_TX2P	R519	1	HDMI@	2	0.0402_5%	HDMI_TX2+ CONN
(5) HDMI_TX2N	R520	1	HDMI@	2	0.0402_5%	HDMI_TX2- CONN




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date		2010/06/30		Deciphered Date		2012/06/30		Title			
								HDMI Connector			
Size		Document Number						Date		Sheet	
Custom		LA6755P/7P						Tuesday, November 30, 2010		11 of 48	
										Rev	
										1.0	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/06/30		Deciphered Date		2012/06/30		Title	
										CRT Connector	
										LA6755P/7P	
										Rev 1.0	
										Date: Tuesday, November 30, 2010	
										Sheet 12 of 48	

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.




Security Classification		Compal Secret Data		Title	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	FCH PCIE/PCI/ACPI/LPC/RTC	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA6755P/7P
				Date Tuesday, November 30, 2010	Rev 1.0
				Sheet 13	of 48












## REQUIRED STRAPS

Check Internal PU/PD

	PCI_CLK1	PCI_CLK3	PCI_CLK4	LPC_CLK0	CLK_PCI_DB				
PULL HIGH	ALLOW PCIE GEN2 DEFAULT	USE DEBUG STRAP	Reserved	internal EC ENABLE	Internal CLKGEN Mode DEFAULT				
PULL LOW	FORCE PCIE GEN1	IGNORE DEBUG STRAP DEFAULT	CLKGEN Mode Internal DEFAULT	internal EC DISABLE DEFAULT	External CLKGEN Mode				




## DEBUG STRAPS

FCH M1 HAS 15K INTERNAL PU FOR PCI\_AD[27:23]

	PCI_AD27	PCI_AD26	PCI_AD25	PCI_AD24	PCI_AD23 Enable ROM Straps
PULL HIGH	USE internal PLL generated PLL CLK DEFAULT	ILA AUTORUN Disabled DEFAULT	Selects FC PLL DEFAULT	Disable I2C ROM DEFAULT	Required Setting DEFAULT
PULL LOW	BYPASS PCI PLL	ILA AUTORUN Enabled	FC PLL bypassed	Getting Value from I2C EPROM	Reserved

Check AD29,AD28 strap function


check default



Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30		Deciphered Date	2012/06/30		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title		
				FCH-VSS/Strap		
				Size B	Document Number	Rev 1.0
				LA6755P/7P		
				Date:	Tuesday, November 30, 2010	Sheet 17 of 48









Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				RobsonXT-S3 BACO	
				Size B	Document Number
				LA6755P/7P	
				Date:	Tuesday, November 30, 2010
				Sheet	20 of 48
				Rev	1.0


### +3.3VS TO +3.3VGS





### +VGA\_PCIE TO +1.0VGS



### +1.5V TO +1.5VGS



### +1.8VS TO +1.8VGS




Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/06/30				Title			
				Deciphered Date				RobsonXT-S3 DC Interface			
				2012/06/30				Size			
								Document Number			
								LA6755P/7P			
								Date: Tuesday, November 30, 2010			
								Sheet 21 of 48			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.

Rev 1.0  
Date: Tuesday, November 30, 2010  
Sheet 21 of 48












Source	dist.	0.1u	1u	10u
1.5VGS	VDDR1	10	10	5
1.8VGS	PCIE VDDR	2	3	1
VGA_core	PCIE VDDC	7	1	
	VDDC		25	6
	VDDCI		6	2


(25) M\_DA[63..0] M\_DA[63..0]  
(25) M\_MA[13..0] M\_MA[13..0]  
(25) M\_DQM[7..0] M\_DQM[7..0]  
(25) M\_DQS[7..0] M\_DQS[7..0]  
(25) M\_DQS# [7..0] M\_DQS# [7..0]



Route 50ohms single-ended/100ohm diff and keep short debug only, for clock observation, if not need, DNI.







Vendor	VRAM_ID0	VRAM_ID1	VRAM_ID2
Hynix 512MB PN:SA000032460	1	0	0
Hynix 1GB PN:SA00003VS20	1	0	1
Samsung 512MB PN:SA000035700	0	1	0
Samsung 1GB PN:SA00003MQ20	0	1	1



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/06/30				RobsonXT-S3 MEM Interface			
Deciphered Date				2012/06/30				LA6755P/7P			
Title				Document Number				Rev 1.0			
Date				Tuesday, November 30, 2010				Sheet 24 of 48			

THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.


(24) M\_DA[63..0] M\_DA[63..0]  
 (24) M\_MA[13..0] M\_MA[13..0]  
 (24) M\_DQM[7..0] M\_DQM[7..0]  
 (24) M\_DQS[7..0] M\_DQS[7..0]  
 (24) M\_DQS# [7..0] M\_DQS# [7..0]




VRAM P/N :  
 Hynix : SA000041S10 (S IC D3 64MX16 H5TQ1G63BFR-11C FBGA C38! )  
 Samsung : SA000041T10 (S IC D3 64MX16 K4W1G1646E-HC11 FBGA C38! )

WWW.AliSaler.Com

Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date		2010/06/30		RobsonXT-S3 VRAM	
Deciphered Date		2012/06/30		LA6755P/TP	
Title		Size C		Rev 1.0	
Date		Tuesday, November 30, 2010		Sheet 25 of 48	








Pin	Description	Chip Default
LED0	H:Over Clock Enable L:Over Clock Disable *	H
LED2	H:SWR Switch mode regulator Select * AR8151 Pin23=LED2. AR8152, Pin23 is CLKREQ	--




Security Classification	Compal Secret Data			Compal Electronics, Inc.			
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	LAN-AR8151/8152		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev	
				Custom	LA6755P/7P	1.0	
				Date:	Tuesday, November 30, 2010	Sheet	26 of 48






CX20671  
High Definition Audio Codec SoC  
With Integrated Class-D Stereo  
Amplifier.  
An integrated 5 V to 3.3 V Low-dropout  
voltage regulator (LDO).  
An integrated 3.3 V to 1.8V Low-dropout  
voltage regulator (LDO).




Security Classification	Compal Secret Data			<i>Compal Electronics, Inc.</i>		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	CX20671 Codec	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				C	LA6755P/7P	1.0
				Date:	Tuesday, November 30, 2010	Sheet 28 of 48




## SMSC thermal sensor placed near by VRAM




REMOTE1,2+/-:  
Trace width/space:10/10 mil  
Trace length:<8"



## SATA HDD Conn.




## ODD Power Control



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA6755P/7P	
				Date: Tuesday, November 30, 2010	Rev 1.0
				Sheet 29	of 48



Mini-Express Card for WLAN/WiMAX(Half)



Reserve for SW mini-pcie debug card.  
Series resistors closed to KBC side.

LPC_FRAME#_R	R720	1	2	0.0402_5%	LPC_FRAME#	LPC_FRAME#	(13,31)
LPC_AD3_R	R721	1	2	0.0402_5%	LPC_AD3	LPC_AD3	(13,31)
LPC_AD2_R	R722	1	2	0.0402_5%	LPC_AD2	LPC_AD2	(13,31)
LPC_AD1_R	R723	1	2	0.0402_5%	LPC_AD1	LPC_AD1	(13,31)
LPC_AD0_R	R724	1	2	0.0402_5%	LPC_AD0	LPC_AD0	(13,31)
PCI_RST#_R	R725	1	2	0.0402_5%	PLT_RST#	PLT_RST#	(13,31)
CLK_PCIE_DB					CLK_PCIE_DB	CLK_PCIE_DB	(13)

Security Classification	Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Mini PCIE
				Size Document Number
				LA6755P/7P
				Rev 1.0
				Date: Tuesday, November 30, 2010 Sheet 30 of 48



## +3VALW








Figure 10 shows the JECDP1 pin connections. The connector has four pins. Pin 1 is connected to +3VALW. Pin 2 is connected to EC\_TX\_P80\_DATA (30,31). Pin 3 is connected to EC\_RX\_P80\_CLK (30,31). Pin 4 is connected to ACES\_85205-0400. A red triangle symbol is shown below the connector.




**WWW.AliSaler.Com**




( 220U 6.3V M 6.3X4.2 ) \*1=(SF000002Y00)


## Left USB Conn.



## Left USB Conn.





## ESATA and USB Conn.



**USB**  
A+ = RXP  
A- = RXN  
B- = TXN  
B+ = TXP

## BT MODULE CONN



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				USB/BT/eSATA	
Size	Custom	Document Number	LA6755P/7P	Rev	1.0
Date:	Tuesday, November 30, 2010	Sheet	33	of	48

**Power Button**

**TOP Side**

**Bottom Side**

SHORT PADS

ON/OFFBTN#

ON/OFF# (31)

51\_ON# (36)

EC\_ON (31,39)

NOVO# (31)

NOVO\_BTN#

51\_ON#

+3VALW

R779 100K\_0402\_5%

R780 10K\_0402\_5%

R783 100K\_0402\_5%

D22 GHN202UGP\_SOT323-3  
Change footprint 20100812

Q102 2N7002H\_SOT23-3  
Change footprint 20100812

D25 GHN202UGP\_SOT323-3  
Change footprint 20100812

Diagram illustrating the wiring for the JPWRB1 connector:

- Pin 1: +5VALW
- Pin 2: (31) NUM\_LED#
- Pin 3: (31) CAPS\_LED#
- Pin 4: (31,46) PWR\_LED#
- Pin 5: NOVO\_BTN# (marked with an X)
- Pin 6: ON/OFFBTN#
- Pin 7: NOVO\_BTN#
- Pin 8: ON/OFFBTN#
- Pin 9: GND
- Pin 10: GND

Component: D23 PJSOT24C 3P C/A SOT-23

**Card Reader/Audio Jack SB CONN**

RIGHT USB PORT X1

USB\_ON#

USB\_OC# (14)

U39

1 GND

2 IN

3 EN

4 USB\_ON#

5 OC#

6 OUT

7 OUT

8 +USB\_VCCA

APL3510BK1\_S08

+5VALW

+USB\_VCCA

C954 0.1uF 0402\_16V4Z



(31,33)

R954 10K 0603\_50V

C957 @ 1000P\_0402\_50V7K


[illegible]

Security Classification		Compal Secret Data		<i>Compal Electronics, Inc.</i>					
Issued Date	2010/06/30	Deciphered Date	2012/06/30						
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title					
				Other IO/USB (right)					
				Size Custom	Document Number		LA6755P/TP		Rev 1.0
				Date: Tuesday, November 30, 2010		[Sheet 34 of 48]			



Security Classification	Compal Secret Data			Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				DC Interface		
Size	Document Number	LA6755P/7P		Rev	1.0	
Date	Tuesday, November 30, 2010	Sheet	35	of	48	

## VIN






**Precharge detector  
15.97V/14.84V FOR  
ADAPTOR**



**BATT ONLY**

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>DCIN / Vin Detector /Pre-charge</b>	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SUBJECT NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number
				Custom	PAWGC
				Date:	Tuesday, November 30, 2010
				Sheet	36 of 47










**WWW.AliSaler.Com**




**WWW.AliSaler.Com**






Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				+1.1VALWP/+1.0VSP	
Size		Document Number		Rev	
Date		Tuesday, November 30, 2010		Sheet 40 of 47	
PAWGC		0.1			




**+1.5VP**  
**I<sub>ocp</sub>=15.6A**

Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/06/30				Deciphered Date			
2010/06/30				2012/06/30				Title			
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				1.5VP				PAWGC			
Date				Tuesday, November 30, 2010				Sheet			
41				47				Rev			
0.1											




Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				0.75VP/1.8VP	
				Size	Document Number
				PAWGC	
Date: Tuesday, November 30, 2010				Sheet	42 of 47



Security Classification		Compal Secret Data		Compal Electronics, Inc.					
Issued Date		2010/06/30		Deciphered Date		2012/06/30		Title	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				VGA COREP					
				Size		Document Number		PAWGC	
Date:		Tuesday, November 30, 2010		Sheet		43		of 47	







Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	+CPU_CORE/VDDNB		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				Custom	PAWGC	0.1
				Date:	Tuesday, November 30, 2010	Sheet 44 of 47

Version Change List ( P. I. R. List )for Power Circuit

Page#	Title	Date	Request Owner	Issue Description	Solution Description
	power sequence	2010/07/30	HW		PR701 change to 0 ohm and PC704 non mount.
	Add PU802 for AMD's request	2010/09/21	AMD		
Add PL302,PC324 and PC325 for EMC Solution.		2010/10/04	EMC		change PJ301 to PL302.
	Add PC422 for EMC Solution.	2010/10/06	EMC		
Add PQ204 for EM6.0 battery learning function.		2010/11/12	PWR		


Security Classification		Compal Secret Data		Title	
Issued Date		2010/06/30	Deciphered Date	2012/06/30	Power PIR
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size Custom	Document Number LA6755P/7P
				Date	Rev
				Tuesday, November 30, 2010	0.1
				Sheet	45 of 47

## INT\_KBD Conn.





CONN PIN define need double check


## To TP/B Conn.




## SATA ODD Conn.



## Lid Switch




## Kill Switch











## Kill

STATUS	
1, 2 (LOW)	OFF
2, 3 (HI)	ON

## LED



Security Classification				Compal Secret Data				Compal Electronics, Inc.			
Issued Date				2010/06/30				14" ONLY			
Deciphered Date				2012/06/30				LA6755P/7P			
Title				Size				Rev			
Document Number				Date				Tuesday, November 30, 2010			
Sheet				46				of			
46				1				48			



Security Classification		Compal Secret Data		Compal Electronics, Inc.	
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	15" ONLY
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number
				LA6757P	
				Date:	Tuesday, November 30, 2010
				Sheet	46 of 48

PHASE	PAGE	Modification list	PURPOSE
0.2	P08	C643 change to OS-CON type	For cost down purpose
0.2	P10	pop R490, unpop R491	LVDS PWM controls by EC
0.2	P10	Add CE_EN @ JLVDS1.16 and U33.98	For color engine function
0.2	P10	R488 pull-up to +5VALW	For C38 module design
0.2	P10	Add R938	For CMOS cost down purpose
0.2	P12	JCRT1 change foot-print from DC060003000 to DC060004S00	Foot-print is wrong
0.2	P14	SATA_DET# change from U26.AE19 to U26.AB21	For corresponding SATA port assigned
0.2	P16	Delete R635	Our codec consumes +3V
0.2	P18	Add R936	For VGA_PWRGD reservation
0.2	P20	Q69 ~ Q72 change to N-MOS	Follow BACO suggestion SCH
0.2	P21	R840 pull-up change to +5VALW and R857 change to 20K ohms	For +3VGS sequence design
0.2	P21	Delete Q122, Add U47, C999, R944	For +1.0VGS DC power design
0.2	P23	L27 change to 0 ohms	For new reference circuit
0.2	P23	Delete GND connection of U8.N11 and U8.N12	For new reference circuit
0.2	P21	R344 change to 20K ohms	Prevent Q74 damage
0.2	P28	J7 foot-print update	Base on DFX request
0.2	P28	Add net CLK_PCI_DE_R and unpop R854	for EMI concern
0.2	P28	Modify PC_Beep circuit	Base on vender suggestion
0.2	P23	Delete C421, C422, C431, C432, C433	For new reference circuit
0.2	P31	R734 pull-high change to +5VALW	For USB ports ACIN leakage
0.2	P31	Add BATT_SEL_EC at U33.103	For Battery selection reservation
0.2	P33	Add R941	For further cost down purpose
0.2	P33	Add R942, R943, C998	For SATA_DET# function design
0.2	P28	Delete C851, C855	For useless AGND bridge
0.2	P34	Change JP7 to JPWRB1 and JP8 to JCR1	For standard naming
0.2	P34	Del U45, R890 ~ R899, J12, CHR_ON# (U33.70)	Deleting USB charge function
0.2	P35	Delete C974	Deleting unnecessary part for +1.IVS
0.2	P19	Add R945, R946	For HDMI Audio strap
0.2	P13	Delete T79, T80	For layout space needed for SATA calibration
0.2	P28	Add R947, R948	For EMI solution reservation base on vender suggetion
0.2	P28	Delete C857, R694	To delete redundant part base on vender suggestion
0.2	P28	L57 ~ L60 change to 0_0603_5%	Base on vender suggestion
0.2	P28	R672 change to 0ohm and location to be series on HDA_BITCLK_AUDIO	For EMI solution reservation base on vender suggetion
0.2	P14	Kill_SW# change from U26.G24 to U26.K1	Kill_SW# function needs event pin
0.2	P31	Add R949, CI002	Requirement of implementing SUSCLK
0.2	P28	Add R950 @ +3VS, R951 @ +LDO_OUT_3.3V, R952 @ +5VS	For customer request (PWR consumption)
0.2	P28	Add R953	For PC Beep circuit
0.2	P29	Add R954, R955	For customer request (PWR consumption)
0.2	P13	Add CI003, U48, R956, R957	For PX GPU_RST# function
	P18	Delete R556, R841, R889, D28	
0.2	P05	Add R958	For enabling HDMI function
0.2	P28	Add R959	For EMI reservation
0.2	P32	Add R960 and CI004	For EMI reservation
0.2	P09	Add R961 and R962	For DDR SO-DIMMB strap pin reservation
0.2	P05	Delete T74, T75	For layout limitation
0.3	P29	change +5V_ODD to +5VS_ODD	For better net name
	P46		
0.3	P32	R760 change to 100ohm bead and R761 change back to 15ohm resistor	For correct EMI solution
0.3	P21	U47 change to SB00000GV00 footprint	For correct symbol
0.3	P05	R958 change to HDMI@ and R422 change to nonHDMI@	For SKU without HDMI function
0.3	P21	Add PX_MODE off page	For design correction

Change footprint : For cost down purpose to change parts

20100812

WWW.AliSaler.Com

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title	HW-PIR1	
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size	Document Number	Rev
				B	LA-6755P	1.0
				Date:	Tuesday, November 30, 2010	Sheet 47 of 48

PHASE	PAGE	Modification list	PURPOSE
0.2	P08	C643 change to OS-CON type	For cost down purpose
0.2	P10	pop R490, unpop R491	LVDS PWM controls by EC
0.2	P10	Add CE_EN @ JLVDS1.16 and U33.98	For color engine function
0.2	P10	R488 pull-up to +5VALW	For C38 module design
0.2	P10	Add R938	For CMOS cost down purpose
0.2	P12	JCRT1 change foot-print from DC060003000 to DC060004800	Foot-print is wrong
0.2	P14	SATA_DET# change from U26.AE19 to U26.AB21	For corresponding SATA port assigned
0.2	P16	Delete R635	Our codec consumes +3V
0.2	P18	Add R936	For VGA_PWRGD reservation
0.2	P20	Q69 ~ Q72 change to N-MOS	Follow BACO suggestion SCH
0.2	P21	R840 pull-up change to +5VALW and R857 change to 20K ohms	For +3VGS sequence design
0.2	P21	Delete Q122, Add U47, C999, R944	For +1.0VGS DC power design
0.2	P23	L27 change to 0 ohms	For new reference circuit
0.2	P23	Delete GND connection of U8.N11 and U8.N12	For new reference circuit
0.2	P21	R344 change to 20K ohms	Prevent Q74 damage
0.2	P28	J7 foot-print update	Base on DFX request
0.2	P28	Add net CLK_PCI_DB_R and unpop R854	for EMI concern
0.2	P28	Modify PC_Beep circuit	Base on vender suggestion
0.2	P23	Delete C421, C422, C431, C432, C433	For new reference circuit
0.2	P31	R734 pull-high change to +5VALW	For USB ports ACIN leakage
0.2	P31	Add BATT_SEL_EC at U33.103	For Battery selection reservation
0.2	P33	Add R941	For further cost down purpose
0.2	P33	Add R942, R943, C998	For SATA_DET# function design
0.2	P28	Delete C851, C855	For useless AGND bridge
0.2	P34	Change JP7 to JPWRB1 and JP8 to JCR1	For standard naming
0.2	P34	Del U45, R890 ~ R899, J12, CHR_ON# (U33.70)	Deleting USB charge function
0.2	P35	Delete C974	Deleting unnecessary part for +1.IVS
0.2	P19	Add R945, R946	For HDMI Audio strap
0.2	P13	Delete T79, T80	For layout space needed for SATA calibration
0.2	P28	Add R947, R948	For EMI solution reservation base on vender suggetion
0.2	P28	Delete C857, R694	To delete redundant part base on vender suggestion
0.2	P28	L57 ~ L60 change to 0_0603_5%	Base on vender suggestion
0.2	P28	R672 change to 0ohm and location to be series on HDA_BITCLK_AUDIO	For EMI solution reservation base on vender suggetion
0.2	P14	Kill_SW# change from U26.G24 to U26.K1	Kill_SW# function needs event pin
0.2	P31	Add R949, C1002	Requirement of implementing SUSCLK
0.2	P28	Add R950 @ +3VS, R951 @ +LDO_OUT_3.3V, R952 @ +5VS	For customer request (PWR consumption)
0.2	P28	Add R953	For PC Beep circuit
0.2	P29	Add R954, R955	For customer request (PWR consumption)
0.2	P13	Add C1003, U48, R956, R957	For PX GPU_RST# function
	P18	Delete R556, R841, R889, D28	
0.2	P05	Add R958	For enabling HDMI function
0.2	P28	Add R959	For EMI reservation
0.2	P32	Add R960 and C1004	For EMI reservation
0.2	P09	Add R961 and R962	For DDR SO-DIMMB strap pin reservation
0.2	P05	Delete T74, T75	For layout limitation
15 only part			
0.2	P46	Add C1000, C1001	For 15" 30pin KB connector

Change footprint  
20100812 : For cost down purpose to change parts

WWW.AliSaler.Com

Security Classification		Compal Secret Data		Compal Electronics, Inc.		
Issued Date	2010/06/30	Deciphered Date	2012/06/30	Title		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF R&D DEPARTMENT EXCEPT AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Size B	Document Number	Rev 1.0
				Date:	Tuesday, November 30, 2010	Sheet 47 of 48

Compal Electronics, Inc.

HW-PIR

LA6757P





PHASE	PAGE	Modification list	PURPOSE
0.3	P29 P46	change +5V_ODD to +5VS_ODD	For better net name
0.3	P32	R760 change to 100ohm bead and R761 change back to 15ohm resistor	For correct EMI solution
0.3	P21	U47 change to SB00000GV00 footprint	For correct symbol
0.3	P05	R958 change to HDMI@ and R422 change to nonHDMI@	For SKU without HDMI function
0.3	P21	Add PX_MODE off page	For design correction
0.3	P14	R603 and R604 change to pop	For SM Bus pull-high
0.3	P23	Reserve C1005	For PWR team request reserving a 330u capacitor
0.3	P33	C939 change to 5.9H OS-con	For cost saving
0.3	P33	R902 and R942 change to unpop	For eSATA function deletion
0.3	P29	U32 change PN to SA000046C00	For main source PN concern
0.3	P05	Delete JHDT1	For layout limitation
0.3	P11	Add F2 and change SM-BUS pull high net name to +5VS_HDMI_F	For safety team requirement
0.3	P21	change J3 footprint	For larger jumper footprint
0.3	P21	R856 change from 20K to 39K	For VGA power sequence
0.3	P11	Add net name +5VS_HDMI_F	For power trace indecation
0.3	P20	Change Q69 ~ Q72 PN	For design correction
0.3	P28	Add R963	For 20671-21Z update
0.3	P28	Change U31 PN to SA00003K410	For 20671-21Z PN
0.3	P20	U10.5, U46.5, and U44.5 change from +3VS to +3VGS	For BACO circuit update
0.3	P28	Delete R951	For unnecessary part deletion
0.3	P07	C623 change to unpop	Base on AMD checklist
0.3	P16	Delete C734, add C1006, C1007	For ME concern
0.3	P21	R924 cahgne pull-up from +3VS to +3VALW	For BACO design correction
0.3	P21	R925 change to pop	For BACO design correction
0.3	P14	Reserve C1008 at FCH_PWRGD	For EMI request
0.3	P14	Reserve C1009 at VGATE	For EMI request
0.3	P31	Reserve C1010 at VR_ON	For EMI request
0.3	P13	Reserve C1011 at H_PWRGD_L	For EMI request
0.3	P28	pop C849, C850, R692, R693, R696, C826	For EMI request
0.3	P27	Add C1012, C1013	For EMI request (gas discharge tube)
0.3	P27	Add D1	For EMI request (ESD diode)
0.3	P28	update R672 location	For EMI request (RC to GND for codec BIT_CLK)
0.3	P07	Delete C617	For EMI solution space needed
0.3	P28	Pop D30, D31, unpop R953	For FCH PC-beep function
0.3	P31	R751 and R752 change from 4.7K ohm to 2.2K ohm	For PWR team request
0.3	P13	C719, C720 change from 22P to 18P	For RTC design
1.0	P5	unpop R415	AMD checklist update
1.0	P10	R486, R487 change pull-high to +5VS	AMD checklist update
1.0	P11	R522, R523 change from 2.2K to 2K	AMD checklist update
1.0	P12	Add R964, R965, change R548, R549 from 4.7K to 2K unpop R546, R547, Q89	AMD checklist update
1.0	P31	BATT_LEN# added to U33.38	PWR team request
1.0	P46	Kill_SW#_R change from JLED1.5 to JLED1.12	Design change update
1.0	P20	Delete R341	For design update
1.0	P21	Delete R837, R832, R836	For design update
1.0	P28	Delete R947, R948, R950, R952	For design update
1.0	P29	Delete R955, R954, R810	For design update
1.0	P30	unpop C887, C888	For design update
1.0	P25	unpop C494, C484, C498, C482, C490	For design update

Security Classification		Compal Secret Data		<b>Compal Electronics, Inc.</b> <b>HW-PIR2</b>	
Issued Date	2010/06/30	Deciphered Date	2012/06/30		
THIS SHEET OF ENGINEERING DRAWING IS THE PROPRIETARY PROPERTY OF COMPAL ELECTRONICS, INC. AND CONTAINS CONFIDENTIAL AND TRADE SECRET INFORMATION. THIS SHEET MAY NOT BE TRANSFERRED FROM THE CUSTODY OF THE COMPETENT DIVISION OF RAD DEVELOPMENT GROUP AS AUTHORIZED BY COMPAL ELECTRONICS, INC. NEITHER THIS SHEET NOR THE INFORMATION IT CONTAINS MAY BE USED BY OR DISCLOSED TO ANY THIRD PARTY WITHOUT PRIOR WRITTEN CONSENT OF COMPAL ELECTRONICS, INC.				Title	
				Size	Document Number
				B	LA6757P
				Date:	Tuesday, November 30, 2010
				Sheet	48 of 48